module SimpleDDS(DAC_clk, DAC_data);
input DAC_clk;
output [9:0] DAC_data;
reg [15:0] cnt;
always@(posedge DAC_clk) cnt <= cnt + 16'h1;
assign DAC_data = cnt[10] ? ~cnt[9:0] : cnt[9:0];
endmodule