youka219
youka219
关注数: 0
粉丝数: 4
发帖数: 2
关注贴吧数: 0
分频器我真的看不懂 ENTITY clkdiv IS PORT(clk : IN STD_LOGIC; clk_div6 : OUT STD_LOGIC); END clk_div; ARCHITECTURE rtl OF clk_div IS SIGNAL count : STD_LOGIC_VECTOR(1 DOWNTO 0); SIGNAL clk_temp : STD_LOGIC; BEGIN PROCESS(clk) BEGIN IF (clk’event AND clk=’1’) THEN IF(count=”10”) THEN count <= (OTHERS =>’0’); clk_temp <=NOT clk_temp; ELSE count <= count +1; END IF ; END IF ; END PROCESS; clk_div6 <= clk_temp; END rtl; 哪一段程序实现产生占空比是1：1的分频信号??????还有哪里看他实现了多少分频???
1
下一页
